2021
Conference papers
- ref_biblio
- Mathieu Montin, Marc Pantel. Towards Multi-layered Temporal Models: A Proposal to Integrate Instant Refinement in CCSL. 41th International Conference on Formal Techniques for Distributed Objects, Components, and Systems (FORTE 2021), Jun 2021, Valletta, Malta. pp.120-137, ⟨10.1007/978-3-030-78089-0_7⟩. ⟨hal-03740259⟩
- Accès au texte intégral et bibtex
-
2019
Journal articles
- ref_biblio
- Aamir Khan, Frédéric Mallet, Muhammad Rashid. A Framework to Specify System Requirements using Natural interpretation of UML/MARTE diagrams. Software and Systems Modeling, 2019, 18 (1), pp.11-37. ⟨10.1007/s10270-017-0588-7⟩. ⟨hal-01670423⟩
- Accès au texte intégral et bibtex
-
Conference papers
- ref_biblio
- Min Zhang, Fu Song, Frédéric Mallet, Xiaohong Chen. SMT-Based Bounded Schedulability Analysis of the Clock Constraint Specification Language. FASE 2019 - Fundamental Approaches to Software Engineering, Apr 2019, Prague, Czech Republic. pp.61-78, ⟨10.1007/978-3-030-16722-6_4⟩. ⟨hal-02080763⟩
- Accès au texte intégral et bibtex
-
2017
Preprints, Working Papers, ...
- ref_biblio
- Mathieu Montin, Marc Pantel. Clock Constraints Specification Langage : A mechanized denotational semantics in Agda. 2017. ⟨hal-01503384⟩
- Accès au texte intégral et bibtex
-
2016
Conference papers
- ref_biblio
- Qingguo Xu, Julien Deantoni, Robert de Simone. Divergence Detection for CCSL Specification via Clock Causality Chain. Symposium on Dependable Software Engineering Theories, Tools and Applications, Nov 2016, Beijing, China. ⟨10.1007/978-3-319-47677-3_2⟩. ⟨hal-01372694⟩
- Accès au bibtex
-
Reports
- ref_biblio
- Aamir Mehmood Khan, Frédéric Mallet, Muhammad Rashid. Natural Interpretation of UML/MARTE Diagrams for System Requirements Specification. [Research Report] RR-8909, I3S; INRIA. 2016. ⟨hal-01309604v2⟩
- Accès au texte intégral et bibtex
-
2015
Journal articles
- ref_biblio
- Frédéric Mallet, Robert de Simone. Correctness Issues on MARTE/CCSL constraints. Science of Computer Programming, 2015, 106, pp.78-92. ⟨10.1016/j.scico.2015.03.001⟩. ⟨hal-01257978⟩
- Accès au texte intégral et bibtex
-
Conference papers
- ref_biblio
- Julien Deantoni, Papa Issa Diallo, Ciprian Teodorov, Joël Champeau, Benoit Combemale. Towards a Meta-Language for the Concurrency Concern in DSLs. Design, Automation and Test in Europe Conference and Exhibition (DATE), Mar 2015, Grenoble, France. ⟨hal-01087442⟩
- Accès au texte intégral et bibtex
-
Book sections
- ref_biblio
- Frédéric Mallet, Zholtkevych Grygoriy. Co-Algebraic Semantic Model for the Clock Constraint Specification Language. Communications in Computer and Information Science, 476, Springer, pp.174-188, 2015, ⟨10.1007/978-3-319-17581-2_12⟩. ⟨hal-01257952⟩
- Accès au bibtex
-
Reports
- ref_biblio
- Qingguo Xu, Robert de Simone, Julien Deantoni. Logical Clock Constraint Specification in PVS. [Research Report] 8748, Inria Sophia Antipolis. 2015, pp.11. ⟨hal-01192839⟩
- Accès au texte intégral et bibtex
-
2014
Conference papers
- ref_biblio
- Amani Khecharem, Carlos Gomez, Julien Deantoni, Frédéric Mallet, Robert de Simone. Execution of Heterogeneous Models for Thermal Analysis with a Multi-view Approach. FDL 2014 : Forum on specification and Design Languages, Oct 2014, Munich, Germany. ⟨hal-01060309⟩
- Accès au texte intégral et bibtex
-
Book sections
- ref_biblio
- Frédéric Mallet, Marie-Agnès Peraldi-Frati, Julien Deantoni, Robert de Simone. UML MARTE Time Model and Its Clock Constraint Specification Language. Alessandra Bagnato; Leandro Soares Indrusiak; Imran Rafiq Quadri; Matteo Rossi. Embedded Systems Design, IGI Global, 2014, Handbook of Research on, 9781466661943. ⟨10.4018/978-1-4666-6194-3.ch002⟩. ⟨hal-01079039⟩
- Accès au bibtex
-
Reports
- ref_biblio
- Julien Deantoni, Charles André, Régis Gascon. CCSL denotational semantics. [Research Report] RR-8628, Inria. 2014, pp.29. ⟨hal-01082274⟩
- Accès au texte intégral et bibtex
-
2013
Conference papers
- ref_biblio
- Arda Goknil, Jagadish Suryadevara, Marie-Agnès Peraldi-Frati, Frédéric Mallet. Analysis Support for TADL2 Timing Constraints on EAST-ADL Models. ECSA 2013 - 7th European Conference on Software Architecture, Jul 2013, Montpellier, France. pp.89-105, ⟨10.1007/978-3-642-39031-9_8⟩. ⟨hal-00839963⟩
- Accès au bibtex
-
- ref_biblio
- Yuliia Romenska, Frédéric Mallet. Lazy Parallel Synchronous Composition of In finite Transition Systems. International Conference on ICT in Education, Research and Industrial Applications, Jun 2013, Kherson, Ukraine. pp.130-145. ⟨hal-00839978⟩
- Accès au texte intégral et bibtex
-
Book sections
- ref_biblio
- Zholtkevych Grygoriy, Frédéric Mallet, Zaretska Iryna, Galyna Zholtkevych. Two Semantic Models for Clock Relations in the Clock Constraint Specification Language. Ermolayev, Vadim and Mayr, Heinrich C. Communications in Computer and Information Science, 412, Springer, pp.190-209, 2013, Communications in Computer and Information Science, 978-3-319-03997-8. ⟨10.1007/978-3-319-03998-5_10⟩. ⟨hal-00926297⟩
- Accès au bibtex
-
Theses
- ref_biblio
- Carlos Ernesto Gómez Cárdenas. Modeling functional and non-functional properties of systems based on a multi-view approach. Other [cs.OH]. Université Nice Sophia Antipolis, 2013. English. ⟨NNT : 2013NICE4153⟩. ⟨tel-00931001v2⟩
- Accès au texte intégral et bibtex
-
2012
Conference papers
- ref_biblio
- Julien Deantoni, Frédéric Mallet. TimeSquare: Treat your Models with Logical Time. TOOLS - 50th International Conference on Objects, Models, Components, Patterns - 2012, Czech Technical University in Prague, in co-operation with ETH Zurich, May 2012, Prague, Czech Republic. pp.34-41, ⟨10.1007/978-3-642-30561-0_4⟩. ⟨hal-00688590⟩
- Accès au bibtex
-
Reports
- ref_biblio
- Ling Yin, Julien Deantoni, Frédéric Mallet, Robert de Simone. Schedulability analysis by exhaustive state space construction: translating CCSL to transition-based Generalized Buchi Automata. [Research Report] RR-8102, 2012, pp.22. ⟨hal-00743874⟩
- Accès au texte intégral et bibtex
-
- ref_biblio
- Julien Deantoni, Frédéric Mallet. ECL: the Event Constraint Language, an Extension of OCL with Events. [Research Report] RR-8031, INRIA. 2012, pp.24. ⟨hal-00721169v2⟩
- Accès au texte intégral et bibtex
-
2011
Conference papers
- ref_biblio
- Chen Xiaohong, Jing Liu, Frédéric Mallet, Zhi Jin. Modeling Timing Requirements in Problem Frames Using CCSL. APSEC 2011 - 18th Asia Pacific Software Engineering Conference, Dec 2011, Ho Chi Minh, Vietnam. pp.381-388, ⟨10.1109/APSEC.2011.30⟩. ⟨hal-00809644⟩
- Accès au texte intégral et bibtex
-
- ref_biblio
- Carlos Gomez, Julien Deantoni, Frédéric Mallet. Semantic Multi-View model for Low-Power. Journées nationales IDM, CAL, et du GDR GPL, Jun 2011, Lille, France. pp.19. ⟨hal-00596239⟩
- Accès au texte intégral et bibtex
-
- ref_biblio
- Marie-Agnès Peraldi-Frati, Julien Deantoni. Scheduling Multi Clock Real Time Systems: From Requirements to Implementation. International Symposium on Object/Component/Service-oriented Real-time Distributed Computing, Mar 2011, Newport Beach, United States. pp.50; 57, ⟨10.1109/ISORC.2011.16⟩. ⟨inria-00586851⟩
- Accès au texte intégral et bibtex
-
Reports
- ref_biblio
- Charles André. Modèles de temps et de contraintes temporelles de MARTE et leurs applications. [Rapport de recherche] RR-7788, INRIA. 2011, pp.22. ⟨hal-00639211⟩
- Accès au texte intégral et bibtex
-
2010
Journal articles
- ref_biblio
- Frédéric Mallet, Julien Deantoni, Charles André, Robert de Simone. The Clock Constraint Specification Language for building timed causality models. Innovations in Systems and Software Engineering, 2010, 6 (1-2), pp.99-106. ⟨10.1007/s11334-009-0109-0⟩. ⟨inria-00464894⟩
- Accès au bibtex
-
Conference papers
- ref_biblio
- Calin Glitia, Julien Deantoni, Frédéric Mallet. Logical time at work: capturing data dependencies and platform constraints. Forum for Design Languages (FDL), Electronic Chips & Systems design Initiative (ECSI), Sep 2010, Southampton, United Kingdom. pp.240-246. ⟨inria-00545866⟩
- Accès au texte intégral et bibtex
-
Book sections
- ref_biblio
- Charles André, Julien Deantoni, Frédéric Mallet, Robert de Simone. The Time Model of Logical Clocks available in the OMG MARTE profile. Sandeep K. Shukla and Jean-Pierre Talpin. Synthesis of Embedded Software: Frameworks and Methodologies for Correctness by Construction, Springer Science+Business Media, LLC 2010, pp.28, 2010, 978-1-4419-6399-4. ⟨inria-00495664⟩
- Accès au texte intégral et bibtex
-
Habilitation à diriger des recherches
- ref_biblio
- Frédéric Mallet. Temps Logique pour l'ingénierie dirigée par le modèles. Modeling and Simulation. Université Nice Sophia Antipolis, 2010. ⟨tel-00541140⟩
- Accès au texte intégral et bibtex
-
Reports
- ref_biblio
- Charles André. Verification of clock constraints: CCSL Observers in Esterel. [Research Report] RR-7211, INRIA. 2010, pp.59. ⟨inria-00458847⟩
- Accès au texte intégral et bibtex
-
2009
Conference papers
- ref_biblio
- Frédéric Mallet, Charles André. On the semantics of UML/Marte Clock Constraints. Int. Symp. on Object/component/service-oriented Real-time distributed Computing (ISORC'09), Mar 2009, Tokyo, Japan. pp.301-312, ⟨10.1109/ISORC.2009.27⟩. ⟨inria-00383279⟩
- Accès au texte intégral et bibtex
-
Reports
- ref_biblio
- Charles André. Syntax and Semantics of the Clock Constraint Specification Language (CCSL). [Research Report] RR-6925, INRIA. 2009, pp.37. ⟨inria-00384077v2⟩
- Accès au texte intégral et bibtex
-
2008
Reports
- ref_biblio
- Frédéric Mallet, Charles André. UML/MARTE CCSL, Signal and Petri nets. [Research Report] RR-6545, INRIA. 2008. ⟨inria-00283077v4⟩
- Accès au texte intégral et bibtex
-